We use a few cookies

Essential cookies keep the library working. With your permission, we'd also like to use analytics to see what's useful and improve the experience. Read our Privacy Policy or Cookie Policy.

Skip to main content
Home/e-Resources/Mathematics/An IC architecture for RF Energy Harvesting systems
PeriodicalsMathematics

An IC architecture for RF Energy Harvesting systems

Checking your access to this record.

Abstract & Overview

In this work we present an IC architecture for RF energy harvesting. The system has been designed with a 0.18μm CMOS SMIC technology and optimized at 900MHz. Simulation results have confirmed that the integrated system handles an incoming power typically ranging from -25 dBm to 20 dBm by rectifying the variable input signals into a DC voltage source with an overall efficiency up to 50%. The chip area estimation for the proposed system is as low as 3x3mm2.

Cite this record

LEONARDO PANTOLI, Alfiero Leoni, Vincenzo Stornelli, Giuseppe Ferri (2017). An IC architecture for RF Energy Harvesting systems. Journal of Communications Software and Systems, 13(2), 96–96. https://doi.org/10.24138/jcomss.v13i2.377

Copy in another style

PANTOLI, L., Leoni, A., Stornelli, V., & Ferri, G. (2017). An IC architecture for RF Energy Harvesting systems. Journal of Communications Software and Systems, 13(2), 96–96. https://doi.org/10.24138/jcomss.v13i2.377
Author names are used as deposited, so check their order before you submit.

Metadata is harvested from open-access indexes and can be incomplete. Check a citation against the published version before relying on it — see our open access & attribution policy.